A 200-MHz 64-b dual-issue CMOS microprocessor - Solid-State Circuits, IEEE Journal of
نویسندگان
چکیده
A 400-MIPS/200-MFLOPS (peak) custom 64-b VLSI CPU chip is described. The chip is fabricated in a 0.75pm CMOS technology utilizing three levels of metalization and optimized for 3.3-V operation. The die size is 16.8 mm X 13.9 mm and contains 1.68M transistors. The chip includes separate 8-kilobyte instruction and data caches and a fully pipelined floating-point unit (FPU) that can handle both IEEE and VAX standard floating-point data types. It is designed to execute two instructions per cycle among scoreboarded integer, floatingpoint, address, and branch execution units. Power dissipation is 30 W at 200-MHz operation.
منابع مشابه
Measurement and Modeling of On-Chip Transmission Line Effects in a 400 MHz Microprocessor - Solid-State Circuits, IEEE Journal of
On-chip interconnect delays are becoming an increasingly important factor for high-performance microprocessors. Consequently, critical on-chip wiring must be carefully optimized to reduce and control interconnect delays, and accurate interconnect modeling has become more important. This paper shows the importance of including transmission line effects in interconnect modeling of the on-chip clo...
متن کاملTop Articles
|Full Text: PDF (5732 KB) 5. IEEE Std 802.11-1997 Information Technologytelecommunications And Information exchange Between Systems-Local And Metropolitan Area Networks-specific Requirements-part 11: Wireless Lan Medium Access Control (MAC) And Physical Layer (PHY) Specifications IEEE Std 802.11-1997 Volume , Issue , Date: 18 November 1997, Pages: i-445 Abstract |Full Text: PDF (25764 KB) 6. IE...
متن کاملA 400-MHz S/390 Microprocessor - Solid-State Circuits, IEEE Journal of
A microprocessor implementing IBM S/390 architecture operates in a 10 + 2 way system at frequencies up to 411 MHz (2.43 ns). The chip is fabricated in a 0.2m Le CMOS technology with five layers of metal and tungsten local interconnect. The chip size is 17.35 mm 17.30 mm with about 7.8 million transistors. The power supply is 2.5 V and measured power dissipation at 300 MHz is 37 W. The microproc...
متن کامل(73) Asslgnee' Internatlenal Busmess Machmes Pump Circuit with Consideration of Gate-oxide Reliability in Low Corporatlon' Armonk' Ny (us) Voltage Cmos Processes, " Ieee Journal of Solid-state Circuits, Vol
_ _ _ _ _ 41, N0. 5, May 2006, pp. 1100-1107. ( * ) Nonce: subleqw any dlsclalmeri the term Ofthls Ming-Dou Ker, Shih-Lun Chen, Chia-Shen Tsai; “A New Charge patent 1S eXIended 01‘ adjusted under 35 Pump Circuit Dealing With Gate-Oxide Reliability Issue in Low U.S.C. 154(b) by 15 days. Voltage Processes,” IEEE Journal of Solid-State Circuits, ISCAS 2004, pp. 1-321-1-324. 21 A l. N .: 11/614 750...
متن کاملA Semidigital Dual Delay-Locked Loop - Solid-State Circuits, IEEE Journal of
This paper describes a dual delay-locked loop architecture which achieves low jitter, unlimited (modulo 2 ) phase shift, and large operating range. The architecture employs a core loop to generate coarsely spaced clocks, which are then used by a peripheral loop to generate the main system clock through phase interpolation. The design of an experimental prototype in a 0.8m CMOS technology is des...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004